compare different input/output technique effects on virtual memory operations with a processor designed for a research laboratory. how would you design the control unit to improve the overall performance? what is the impact of the split cache? how does a raid implementation affect the performance? (if needed, plausible assumptions can be made with full justification)